MAXC 8.2	5
July 26, 1972	7
by	9
Butler Lampson Ed Fiala Ed McCreight Chuck Thacker	11 12 13 14
Xerox Palo Alto Research Center 3180 Porter Drive Palo Alto, CA 94304	16 17 18

THE MAXC MICECPROCESSOR


## MAXC 8.2 / Fage 2 July 26, 1972

1.0	Cver	view		26
		Nota	tion	27
2.9	Cont	rol		29
	2.1	Inte	rrupts	31
			Register	33
3.9			c/Logic Section	35
			ster Banks	36
	3.2	P an	d Q Registers; Cycle and Mask	37
	3.3	Arit	hmetic and Logic Operations	38
	3.4	Comm	unication with the Bus	39
4.0			cries	41
	4.1	Scra	tch Pad Memory	43
	4.2	Disp	atch Memory	45
	4.3	Map		47
	4 - 4	Inst	ruction Memory	48
5.2	Memor	ry In	terface	50
			ce Interface	52
7.0	Cisk	Cont	rol	54
Appe	endix	A	Summary of Microinstruction Bits	56
	endix		Summary of Branch Conditions	58
	ndix		Summary of Primary and Secondary Functions	59
	ndix		Summary of Bus Sources and Destinations	61
	endix		Summary of Flag Register Eits	63
Appe	endix	F	Summary of System Mainterance Interface Instructions	64
			(Not written yet)	65
Appe	endix	G	More Than You Really Wanted to Know About Disk Control	
			•	
Tabl	.e l.		Instruction Sequencing and Stack Actions	68
Tab]	.e 2.		P Input Selection	69
rabl	.e 3.		Q Input Selection	70
Tabl	.e 4.		ALU Functions	71
rabl	.e 5.		KSET-, KCSET-, and KSTAT Bus Bits	72
Figu	re 1.		MAXC Processor Organization	74

## 77 1.0 Overview 79 The MAXC microprocessor is interded to be a reasonably general purpose processor, customized to some extent for PDF-17 80 emulation. It is used as a central processor and disc controller 8 1 82 in the MAXC system. Physically, the processor occupies 24 card positions in two Augat card cages (19" x 8.7"), and the disc 84 centrel occupies 8 care positions in a third cage. Figure 1 is a logical block diagram of the processor. It is organized around a 36-bit bus, on which all transfers between subsections of the machine occur. Data transfers to and from this bus and all other furctions in the machine are under control of a microinstruction word. A machine may be configured with either **87** 1024 or 2048 words of instruction memory. 89 Two fields in every microinstruction specify a tus scurce, 90 which loads data onto the bus, and a bus destination which reads, and usually stores, the data. Sometimes a single value of the source or destination field may specify additional operations, or 91 92 several different source or destination values may specify the 9.3 same bus operations. These peculiarities are specified in the appropriate section of this manual. The sources and destinations 94 9.5 are listed and their properties summarized in Appendix C. In general any source may be sent to any destination, with the following exception: a slow source may not be sent to a slow 96 destination. 99 Slow sources are: 101 a local memory 102 NOT F 103 the ALU: 105 KSTAT and KUNIT in the disk interface 107 Slow destinations are: 109 a local memory 110 Y if the next instruction contains PQ RCY [Y] Q if the next instruction cortains CCDD or GEVEN 111 114 There are also two function fields Fl and F2 which invoke various actions supplementary to the source-destination scheme. These actions are specified where appropriate throughout the 115 115 manual and summarized in Appendix C. The machine is synchronous, with a cycle time of 150 ns. 119 technology with which the processor is implemented is 74H TIL; IC's are mounted on wire-wrap cards, and the back ranels are also 120 wire-wrapped. An exception is the 1224 x 19-bit memory card 121 which is used for the instruction, dispatch, map, and scratch 123 memories; this card is a printed circuit. All catles exit the processor from the rear edges of the cards. No special 124

mechanical provisions are required for cabling. The processor is cooled by a fan unit which mounts immediately below the processor card cage, and powered by a power supply mounted on the bottom of the cabinet.	125 126
The external interfaces to the processor are shown cashed in Figure 1, and consist of the following:	<b>1</b> 28
1. 8 disc unit cables, which connect the disc control portion of the processor to 8 2314 or 3330 type disc files:	130 131
2. 2 memory port cables, which connect to two ports of the MAXC memory system. This memory is a 512K (expandable to 1024K) x 40 bit (+8 error correction and detection bits) dynamic MOS system. Access time and cycle time are 800 ns. One port is used for disk transfers, the second for CPU transfers.	133 134 135 136
<ul> <li>One interprocessor communication cable (labeled "TO NOVA"). This interface has two functions. <ul> <li>a. It carries interprocessor communication strokes between all processors of the MAXC system. All normal communication between processors occurs through memory, and these strokes serve to indicate the presence of messages in mailbox locations known to all processors.</li> <li>b. It is connected to a controlling minicomputer (Data General Nova), which has the task of monitoring the system for errors and abnormal conditions. This interface is used for debugging microcode in the processor under control of a debugger in the Nova. The control memory of the microprocessor is loaded via this interface at start up, during debugging, and when errors occur during normal operation.</li> </ul> </li> </ul>	138 141 142 143 146 146 146
All numbers in this document are in decimal unless followed by a E, in which case they are cotal. Thus, 10 = 12B. Arithmetic is 2s complement.	1 %2 1 % . 1 % 8 1 % %
Names for fields in the microinstruction are in Appendix A. Registers, memories and data paths are named L, R, P, C, X, AC, Y, E (bus), S (scratchpad), D (dispatch), MAP, I (instruction memory), NPC, STACK, IMA (instruction memory address), MAR, MDR, MDRL (low 4 bits of the 40 bit memory word), EALUEC (bus and ALU branch conditions), F(flag register), ALU (output of arithmeticlogic unit), G, H, J, K (F register bits).	159 160 161 162

Eits in registers (and on data paths like B and AIU) are referenced by integers in brackets following the register name, counting from the left as though the register (cr path) were 36	164 165
bits wide. Numbering registers in this way is compatible with PDP-10 documentation (it would otherwise be better to number from	166
the right). Thus R[8] is the sign bit of the bus, Y[27] is the sign bit of the 9-bit Y register, and B[9-12] is the AC field of	167
a PDP-18 instruction on the bus. For 40-bit registers like MDR, the extra 4 bits are MDR[36-39].	169
If A is a number with <u>a</u> bits and B a number with <u>b</u> bits, then $(A, E)$ is a number with $a*b$ bits and	171
(A,B)[(36-b)-35]=B (A,B)[(36-a-b)-(35-b)]=A	173 175
	173
Destination names always appear as NAME- and they are the	177
only names in this manual which are written with a final If a register is both a source and a destination, these are always	179
called NAME (the source) and NAME- (the destination). Also, some operations can be initiated by either primary or secondary	181
functions, and these are given the same name in Fl and F2. When a field in the microinstruction is used to address a memory M,	183
the field is called MA (e.g., LA, RA, SA). Sources, destinations, and functions pertaining to the disk control	1 84
section of the microprocessor have names beginning with "K".	185
The word "illegal" means "must be avoided by the programmer,	187
since the result is not well-defined by the implementation of the processor. The hardware does not check for illegal operations.	188 189
The state of the s	103



## 191 2.0 Control The control section of the processor consists of a 12-bit 193 program counter (NPC) in which the most significant bit if 195 currently unused), a 12-bit x 12-level subroutine stack, gating to produce an instruction memory address, and the instruction memory. 1.97 The processor has single instruction lookahead, i.e., the fetch of an instruction occurs during the execution of the 198 previous instruction. All instructions require one cycle for 199 execution. An idle cycle (during which an instruction is fetched 200 from the instruction memory, but no instruction is executed) occurs only after a read or write of the instruction memory. 201 Execution of an instruction can be delayed one or more cycles by 2 02 the memory interface; see section 5. Three fields of the microinstruction are used for control. 204 These are an eleven-bit branch address field (BA), a five-bit 205 field (BC) which specifies one of 32 conditions to be tested to 206 determine whether a branch is to be done, and a two-lit field which specifies the type of branch (BI). The PT field is 207 interpreted as follows: 210 TYPE EFFECT 211 CALL (BA field) IF (condition) GOTO (BA field) IF (condition) 1 212 2 RETURN IF (condition) 213 DGOTO (BA field) IF (condition) 214 If BI = DGCTO and the branch condition is true, no interrupt can 217 occur after this instruction (see section 2.1). The condition selected by BC (see Appendix E) is tested, and 219 if true, the branch specified by BT occurs. The branch 220 conditions which test the values of the ALC cutput and the bus refer to the values computed by the previous instruction (unless 221 Fl = FRZBALUBC and INT=0 in that instruction, in which case they have the same result that they would have had in that instruction). Those which test bits in registers refer to the 222 223 value at the beginning of the current instruction. Note that the 224 complement of every branch condition is also a branch condition. Table la specifies how the next instruction and the next 226 program counter (NPC) value are determined by the current 227 instruction and the interrupt system. Note that a deferred 228 branch (DGCTO) allows the next instruction in sequence to be executed before sending control to the location specified by BA. 229 The effect of a DGOTO can therefore be cancelled by a GOTO or 230 RETURN in the next instruction, and a CALL in the next instruction will push the address supplied by the DGCTC. The 232 effect of DGCTO B[ 25-35] is provided by F2=LCADPC.

MICRO	PROCES	SSCR /	Lampson,	, et	al.
Xerox	Palc	Alto	Research	C∈nt	er

# MAXC 8.2 / Page 7 July 26, 1972

The 12-level subroutine stack holds return links for subroutine calls and interrupts. The ways in which the stack can be affected by the current instruction are specified in Table 1b. The STACK- destination first pushes E[1-11], then B[12-23]. onto the stack; normally this is combined with F2=NPC- to provide a 3-level dispatch. Note that STACK- sets G=1 when E[0]=0 but leaves G unchanged when B[0]=1. This is the reason why the first push is of 11 bits and the second 12 bits. It is illegal to do a RETURN in the instruction following one which does STACK No explicit PUSH operation is provided, since the same effect can be obtained by	234 235 236 237 238 239 240 241 242
NPC-, B[25-35]-argument to be rushed; CALL [.+1];	246 248
The stack can be read onto the bus (right justified); it is illegal to do this in an instruction which has a CALL, RETURN or POP.	252 253

## MAXC 8.2 / Pag∈ 8 July 26, 1972

Action of Current Instruction	Address of Next Instruction (IMA)		256 257 253
	BA INTADR STACK INTADR	NFC + 1 NPC BA + 1 FA BA is delayed EA + 1 FA STACK + 1 STACK of NPC be B[25-35]	261 262 263 264 265 265 267 266 270 272 272
Table 1	.a. Instruction Sequ	encing	276
Action of Current Instruction	Effect on Stack		2 <b>7</b> 9 ,280 281
CAIL RETURN F1 or F2=POP* BD=STACK¬*	PUSH NPC FCF POP FUSH P[1-11], PUSH B[12-23]	then	284 285 286 286 286
*Illegal in the sam	e instruction with O	ALL or FETURN	291
Tab	le lb: Stack Action	s	294

## 2.1 Interrupts 297 An interrupt system is provided to allow high speed devices 299 such as the disks to be serviced. The elements of the interrupt 300 system are: <u>l</u>. A flag, INT, which determines whether the processor is 3 02 in normal mode or in interrupt mode. 3 C3 Euplicate copies of some processor registers; see below 306 <u>2</u>. for details. A 16-rit ARM register, one bit per interrupt channel. 308 This register may be a bus data sink cr scurce (selected 309 by functions). An interrupt request for which the 310 corresponding ARM bit is & is ignored. A single interrupt enable flag in the F register (see 313 2.2).The first 16 microinstructions are reserved for an interrupt 315 transfer vector. When interrupt n occurs, the instruction in 316 location n (0 $\leq$ n $\leq$ 17B) is executed and INT is set. The interrupt instruction is simply sandwiched into the normal flow 317 of control, so that when it is in execution, NFC contains the 318 address of the instruction which the program would have executed during that cycle if the interrupt had not occurred. 320 interrupt instruction must contain an unconditional CALL to save NPC on the stack and send control to the start of the interrupt 321 rcutine. The last instruction of the interrupt rcutine should be 322 a RETURN which includes the IFET function. This function clears 323 INT and restores the state to its pre-interrupt value. See below 324 for a description of the timing. The scheme just described works only if everything currently 326 known about the sequencing of the mair program is contained in 327 the NPC value. Since this is not the case immediately after the 328 execution of an instruction which loads NPC with anything except IMA + 1, an interrupt is not permitted to occur after such an 329 instruction, but must wait for a more opportune moment. 330 instructions containing F2=LOADPC or a successful DGCTC have this groblem, and the processor automatically inhibits an interrupt 331 from occurring in the cycle after these instructions. It is the programmer's responsibility to inhibit interrupts 333 \* in other cases where that is necessary by setting F2=INHINT. 334 This must be done 335 If BD = RMW- or F1 = RMWREF or FMWREFCXF, since an 337 interrupt cannot be allowed during the FM phase of a RMW memory reference. The processor automatically inhibits 338 interrupts after every instruction of the RM phase

except the first, so the programmer need provide F2 = INHINT only on the instruction which starts the reference.	<b>33</b> 9
2. If BD = WRITE¬ or F1 = WREF or WREFD>K and MIR does not yet contain the data which is to be written (see section	341
5). If another instruction is executed before MDR is loaded, the programmer must have F2 = INHINI on that	342
instruction also. It is not necessary to INHINI on an instruction containing WRESTARI, but if by the end of	344
the instruction after the WRESTART, MER is not loaded,	345
then that instruction must INHINT. It is not necessary to have F2 = INHINT on the instruction which loads MCR,	34± 347
since an interrupt after that instruction causes no trouble.	34,
When interrupts are inhibited, any rending interrupt is simply delayed. No pending interrupt request is lost.	34 ± 350
However, if the IREQ level which requests an interrupt is	35
removed before the interrupt occurs, it will be forgotten (see	35
the end of this section for a note on the timing). Note that a loop consisting entirely of instructions with successful DGCTC's,	354
LOAEPC's or INHINT's will lock cut interrupts indefinitely.	' <b>3</b> 5°
Eecause micro-interrupt routines are used for data transfers	357
to and from the disk racks, it is important to avoid time- consuming state saving and restoring by micro-interrupt routines.	35:
With a single disk unit in operation, each additional micro-	354
instruction in the interrupt routine reduces throughput by 1%.	361
Consequently, considerable extra hardware has been put in to automate state saving and restoring during interrupts.	361
During non-interrupt instruction execution, duplicate	<b>36</b> 3
registers for P, X, Y and BALUBC are loaded whenever the primary	364
registers are loaded. Euring an interrupt, however, these	36°
duplicate registers remain frozen at their former values. The primary X, Y, and FAIUPC registers are loaded from the duplicates	<b>36</b> č.
by the IRET function. The first instruction of the interrupt routine is expected to save NPC on the stack by calling the	367
interrupt routine, and to save Q in one of the register banks,	36ª
say at SAVEDQ; this is why duplicates for Q and NPC are not	
<pre>prcvided. The final instruction of the interrupt routine must, to restore all these things, include:</pre>	369
IRET, RETURN, Q-SAVECQ, P-P1	372
A duplicate register for KUNIT is also provided, but this is	3 <b>7</b> 5
handled in a different way, discussed in section 7. Also note that AC and F are not duplicated (because interrupt routines only	376
change F intentionally and don't use AC).	3 <b>7</b> 7

nct cccur after i+2.

1. INT = 9 (i.e., no interrupt is in progress) or F1 = 382  PREIRET in the <u>previous</u> instruction. Note that this 383  implies that if PREIRET is not used, at least one non- interrupt instruction is executed after each interrupt routine is done, before the next one is started. To 385
avoid this, the next to last instruction of the
interrupt routine should specify F1 = FREIRET. The next 386 instruction after one which has PREIRET <u>must</u> have IRET.
2. IENABLE (a flag register bit) = 1. When the interrupt 389 system is disabled all interrupts have to wait.
3. No READ-MODIFY-WRITE is in its RM phase (i.e., has 391
started to read but not started to write). The 393 instruction which issues the RMW does not automatically inhibit interrupts, and the programmer must do so for
that <u>instruction</u> .
4. The current instruction does not have F2 = INHINT or 396 NPC- or a successful DGCTO. 397
5. i is the largest number for which ARMi AND IREQ = $\frac{1}{2}$ , 400 i.e. interrupts with bigger numbers have higher priority.
Changes in the value of IREQ, ARM or IENABLE do not affect the 403
interrupt system until the second following instruction. Thus if 404
instruction i clears IENABLE, an interrupt may occur (if the cther conditions are satisfied) after i or after i+1, but will 405

2.2 Flag Regi	<u>ster</u>	407	
mb - 26 bis	flor model on the games again the property for marious	400	
ine 36-bit	flag register F serves as a repository for various cocessor and provides a rumber of general-purpose	410	
ilags in the p	lags which can be conveniently manipulated. Some	411	
single bit i	set or cleared by assorted events in the processor:	71,	
cits of F are	set or digared by assorted events in the processor,	412	
these are me	ntioned in connection with the description of the	413	
are crerations	and summarized in Appendix F. In addition, there which work on all the hits of F:	4.7	
NOM T	reads NOT E ente the his	416	
NOT F	reads NOT F crtc the bus	415	
SETF [s]	sets the bits of F which are 1 in S [s]	42	
EFIFC[s, c	cond oces SETF[s] if the branch condition is	42	
	true (there will also be a branch if the	<u>~</u>	
	condition is true)	42.	
CLEARF[s]	clears the bits of F which are 1 in $S[s]$	42	
CLEARFC[ s,	cond] does CLEAFF[s] if the branch condition is	427	
	true (there will also be a branch if the		
	condition <u>i</u> s true)	426	
SEIFB[ s,co	nd] does SETF[s] if the branch condition is	431	
	true, CLEARF [s] if it is false (there		
	will also be a branch if the condition is	431	
	true).		
SEISF[s]	sets bits of F selected by S[s][32-35]	433	
2-11-(-1	(i.e., K, J, F, and G) if (F AND S[S] AND	434	
	-20E) #0.		
All of these	are specified by functions except NCT F, which is a	436	
bus scurce. S	ETSF[s] is also a F2. G. H. J and K are bits of F	43-	
which can be t	ested by branch conditions; they can also be set in		
a variety of w	yays (see Appendix E).		
a variety or w	alp face ubbenery rie		
For $i = \emptyset$ ,	1,, 35, if	44(	
• •	the destruction contains CDGD CLEADE OF CUTED OF	441	
<u>l</u> )	the instruction contains SETF, CLEAFF or SETFE, or	44.	
	if it contains SETFC or CLEARFC and the branch	6.16.7	
_	condition is true, or i ≥ 32 and it contains SETSF;	443	
<u>2)</u> <u>3</u> )	bit i of the word read from S is 1:	446	
<u>3</u> )	tit i of the flag register (F[i]) is being set or	44 E	
	cleared independently by some other part of the	449	
	processor;		
4.3	lus of while the on of thelus it nouls have	451	
then the new	w value of F[i] is the OR of the value it would have	451	
	l) and (2) above, and the value it would have gotten	4 32	
from (3) above.			

3.0 Arithmetic/Logic Section	454
The arithmetic/logic section of the processor is shown in the left half of Figure 1. It consists of two register banks I and R	456 457
with 32 registers per bank, two working registers P and C, multiplexing for inputs to P and C, and a 36-bit arithmetic/logic unit (ALU).	458
3-1 Register Banks	461
The two register tanks are addressable from two five-bit fields LA and RA in the microinstruction, or from the low order	463
five bits of the 8-bit X register, or from the 4-bit AC register. The source of a register bank address is determined by the appropriate A field as follows:	464 465
1) $A = \emptyset$ or 1: take the address from X	469
2) A = 2 or 3: take the address from AC	470
3) A = 4: address register 4, but never write into it	471
(see helow)	472
4) A > 4: address register A	. 473
The above rules imply that registers 0-3 can only be	476
referenced from X or AC, and register 4 can be stored into only	477
when addressed via X or AC. For the left bank, if LA = 0 (2) and x f32-353=0(AC=0), the instruction will read the value 0	478
recardless of the contents of the register addressed and will not	479
write into the register bank. This kludge is provided so that ppp-10 indexing and self-instructions can be emulated	480
conveniently. $RA=1$ (3) is the same as $RA=8$ (2).	481
The X register can be loaded from	4 84
P[ 28-35]	4 85
B[14-17] (PCP-10 index field)	486
E[6-11] (PDF-10 byte pointer size field)	487
The AC register can be loaded from	489
E[ 32-35]	490
B[9-12] (PDF-10 AC field)	491
Both registers may be incremented and decremented with	494
functions and may be read onto the bus (right justified). $X[30-35]$ may also be read onto the bus left-justified (i.e., into B[ $\emptyset$ -	4 95
5): this puts it in the PDP-10 byte pointer position field. Two	4 96
branch conditions exist to test the sign of X. The value of X (but not AC) is preserved across an interrupt.	4 97
In each instruction it is possible to read from or write into	499
(but not both) the left register bank, and independently to do	500
the same with the right register bank. The decision on whether	501
to read or write is made as follows. If the register bank is	502

7 1

: •

5. 3

5 3

g !

5 3

5 3

5 4

5 ...

5 +

5 ...

addressed by PS or QS, it is read. Otherwise, it is written unless the microinstruction addresses register 4, in which case nothing is done. Note that LA=0 or 2 may override this for the left bank if register 0 is addressed by X[32-35] cr AC.

# 3.2 P and O Registers: Cycle and Mask

The multiplexers on the inputs to F and Q are under control of two fields PS and QS in the microinstruction. The possible inputs for the working registers selected by these fields are given in Tables 2 and 3. P and Q are always loaded with the data specified by these tables with two exceptions: P is not loaded if F1 = IDPALUH AND ALUBER: PD is not loaded if F2=ASHCVF.

When P is loaded from anything except B. Fl or AIU RSH lit is possible to mask the input with 2\*\*n-1, i.e., keep the rightmost n bits of input and zero the rest. This action is selected by one of four functions:

<u>Function</u>	<u>N</u>
SAMASK	NOT SA
BAMASK AMASK	AF (limits N to < 40E)
XMASK	X register

where the mask length  $n = MAX(36, N \mod 64)$ . If F1 is not one of these four, no masking takes place.

Note that the mask and PS features allow an arbitrary field to be extracted from P (or Q, using FCYCC or NOTAIU, using RCYNCTAIUQ) and put into F right justified. The field can be specified either by the instruction (using one of SA, BA and AF) or by the X(length) and Y(right cycle required) registers.

F2=ASHOVF, in addition to inhibiting the loading of F3, sets the flag register bit OVF to 1 if PL $\neq$ P1; the interded use is to set CVF if a left shift would have changed the sign of F. There are branch conditions (QCDE, QEVEN) to test the bottom bit of Q at the start of the instruction. They are illegal if Q was loaded from a slow source in the last instruction.

In normal mode (INT = 0), both F and Pl are loaded when loading of P is specified by the instruction. In the interrupt routines (INT=1), the loading of Pl is inhibited. El thus preserves the contents of P across the interrupt routine. The last instruction of the interrupt routine should therefore have PS = Pl as well as IRET.

3.3 Arithmetic and Logic Crerations	547
The ALU can compute all 16 Foolean functions of P and Q as well as a number of arithmetic functions. Its operation is controlled by a 5-bit field in the instruction called AF. The values of AF which produce the various ALU functions are specified in Table 4.	549 550 551
The arithmetic functions (AF $\geq$ 20) are affected by the value of CARRYIN, which is 0 urless one of the function fields selects 1 (F1 or F2=CARRYI) or J (F1=CJ&SJC).	554 555
In addition to the 36-bit result specified by Table 4, the ALU provides three additional bits for the arithmetic functions starred in Table 4.	557 558
is the carry out of bit 0 from the twcs-complement add specified in parentheses in Table 4.  ALUCI is the carry out of bit 1  OVERFICH is ALUCO = ALUCI. It is 0 if the 36-bit twos-complement result correctly represents the specified function, 1 if the result is wrong by ±235	560 561 564 567 568
The function SETOVPC01 sets flag register bits FC0 and FC1 to the values of ALUC0 and ALUC1 respectively and crs CVERFICW into flag register bit OVF. The function CJ&SJC sets J to ALUC0. The function SETHOVF sets H to ALUC0*ALUC1.	570 571 573
The value of the 36-bit ALU cutput relative to 0 is stored in EALUEC and may be tested by a branch condition in the next instruction. ALU8 (for PDP-10 floating point normalization) and ED are also stored in EALUEC and may be tested. This information is automatically preserved across interrupts. If INT-0 and Fl=FRZFALUEC, EALUEC is frozen at its previous value rather than being updated to reflect the results of the current instruction.	575 577 578 579 580
3.4 Communication with the Bus	5 83
The arithmetic/logic section communicates with the rest of the processor via the bus (aside from flag bits and branch conditions). As mentioned above, X and AC can be loaded from or read onto the bus, and P or Q can be loaded from the bus.	5 85 5 86 5 87
Loading of P and Q is controlled by PS and QS as described above and does not require the destination field. Note that P and Q are always loaded so it is the programmer's responsibility to	5 8 8 5 8 9
have PS select P and QS Q when he does not wish the values to change. In addition, Q and the ALU result may be read onto the bus by specifying them as sources, and there is a function	590 591
READALU to or the ALU result with the hus value specified by the source field. Note that the ALU is a slow hus source.	5 92 5 93

PS (octal)	P Input	Notes (see next page)	5 ¢ a
0-46	PQ RCY[ 0-46]	1	60C
47	В	cannot be masked	601
5.0	Pl	cannot be masked	602
51	ALU		6 C 3
52	ALU ARSHC 1 (P&-ALUCØ)	cannot be masked	6C -
53	L LSH[3]	4	60°
54	L ISH[2]	4	6 C +
55	L LSH[1]	4	607
56	L		6 C
57 -	L RSH[1]	4	60
6.0	L RSH[2]	4	61.
61	I RSH[3]	4	611
62	R LSH[3]	4	61.
63	R ISH[2]	4	61 1
64	R LSH[1]	4	61-
65	R		61 h
66	R RSH[1]	4	6.1+
67	R RSH[2]	4	61
70	R REH[3]	4	6.1
71	PQ LCY[3]		51:
72	PÇ ICY[2]	1	62 î
73	PQ LCY[1]	ī	621
74	unused	-	627
75	PQ RCY[ 44-Y ]	1,2,3: Illegal if Y	624
13	I we if 44 I i	was lcaded on the	
		previous instruction,	
		or if INT=1. BEWAFE.	625
76	PC RCY[Y]	1,2: Illegal if Y was	627
70	IN WOTET	lcaded from a slow	
		scurce on the pre-	625
		vicus instruction.	
77	unus€ĉ		6 <b>3</b> C
<u>7</u> 7	and a co		

Table 2: P Input Selection

**63**3

Nctes:			636
<pre>1. FQ is a 72-bit num values:</pre>	nber which can	have one of the following	638
Condition IE  F1 or F2=RCYQQ Q  F1 or F2=RCYQQ Ø  F1=RCYNCTALUQ NO  otherwise P		Right 36 bits  Q  Q  Q (must have AF<20B)  Q	641 642 643 644 645
The resulting P input is bit number.	s the leftmost	36 bits of the cycled 72-	648
= PQ RCY Y ELSE 44E-Y MCD functions cause the P inpand 77E or (44B-Y) AND 77E Note that if Y can cont	107B IF PS put selection were in the cain a value of possible to	44E, then let C = (Y IF PS = PQ RCY44B-Y). These to be accomplished as if Y PS field to begin with. causing either I or R to be write into I or R during	651 652 653 654 655 656
3. Note that RCY44B-Y is necessary to exchange P ar	$\frac{\text{not}}{\text{nd }Q}$ the same	as ICY Y, since it is also	658
4. Zeros are shifted into	the vacated	bit positions.	660
Table 2: P	Input Selection	on (continueč)	663

<u>QS</u>	<u>C Input</u>	Notes	668
_ø	L		5 <b>7</b> 0
_1	Q LSH 1	Q35-(ALU07G) IF F1=Q35ALUG ELSE Q0 IF * ELSE 0	6 <b>7</b> 3 6 <b>7</b> 7
_2	ALU		6 <b>7</b> 9
_3	Q RSH 1	CO-F35 IF F2=ASHOVE ELSE C35 IF * ELSE Ø	6.82 6.86
_4	R		688
_5	Q		6 <b>5 C</b>
_6	R RSH 1	CØ-ALU35 IF PS=ALU RSE1 ELSE E35 IF * ELSE Ø	6 93 6 97
_7 -	В	C is a slow sink if the next instruction has EC=CODD or CEVEN	655 7 <b>00</b>
# F1 = RCYQQ	or F2 = RCYÇÇ o	or F1 = FCYNOTALUQ	7 C2
	Table 3:	Q Input Selection	705

AF	Pesult	AF	Result (add 1 if CARRYIN	= 1)
2.0	NOT P	Ø	P - 1	712
21	NOT P AND Q	1	x	713
22	NOT (P OR Q)	2	x	714
23	9	3	2P	715
24	NCT P OF Q	4	P AND NOT Q - 1	716
25	Q	5	x	7 17
26	Q F = Q (bitwise)	6 *	P-Q-1 (P + NOT (	2) 718
27	P AND Q	7	(P AND NOT Q) + P	719
30	NCT (P AND Q)	10	PANEQ - 1	7 20
31	P ≠ Q (hitwise)	11*	$P + Q \qquad \qquad (P + Q)$	721
32	NCT Q	12	x	<b>7</b> 22
33	P AND NOT Q	13	(P AND C) + P	723
34	1 (all bits)	14	-1 (twcs complement)	724
35	PORQ	15	×	725
36	P CR NOT Q	16	×	726
37	P	17	P	727
* carry	and overflow cutputs	are valid		729
	Table 4:	: ALU Func	tions	732

## 4. Lccal Memories 73 The processor physically contains three 1824 word memories with 18 bits/word (plus parity). These are logically arranged as two 512 word x 36-bit memories called the scratchpad (S) and the 73 741 dispatch memory (D), and an 18-bit memory called the MAP. they are physically parts of the same memory, S and D cannot both 74 te referenced in the same instruction. All three memories can be addressed from the 9-kit Y register, can read data onto the bus, and can store data from the bus. They are all slow sources and sinks. There are functions to increment and decrement Y and to increment it by 4, and branch conditions to test its sign. $\underline{Y}$ can ~ . . 7... be read onto the bus (right justified) and can be loaded from a number of places: **-**Y E[ 27-35] B[18-26] (page number) E[0-8] (PDP-10 cpccde or floating-point exponent) B[8-5] (PDP-10 byte pointer resition field) (converts a disk unit number on the 400B + B[33-35]\*20E bus irtc the address of a 16-word table for each unit in the upper 7 - half of S) 7. \_ (B[18], B[28-35]) (shift count) 7. 1 Y is a slow sink if the next instruction contains PS = FQ RCY Y. 7-1 The value of Y is preserved across an interrupt. 7. : 4.1 Scratch Pad Memory (S, SM) 7- " Unlike the other local memories, this one can be addressed 7. . from the instruction as well as from Y. The 8-bit SA field is 7... used for this purpose. If it is < 20F, it is cr'ed with Y to 771 produce the S address; otherwise SA is the address. This means that only locations 208-377B can be referenced directly from the instruction without using Y. 773 In addition to being read onto the bus, the data from S may inderendently be sent to F, where they perform various useful 774 775 functions (see section 2.2). In addition to the usual source and destination values to put S onto the bus or lead it from the bus, there are also functions READS and LOADS to do those things. The 777 READS function or's S with whatever is put on the bus by the 778 scurce field. Note that D and S cannot be referenced in the same instruction.

### 781 4.2 Lispatch Memory (D. DM) This memory is physically the top 512 words of a 1024 word 783 memory of which S is the bottom 512 words. As a result, it 784 behaves exactly like a second copy of & which is selected instead cf S when D is the source or destination or when F2=USEC. Thus 786 it can be addressed from SA and is sent to F just like S. The 787 READS and ICADS functions apply to it, but make no sense since D can only be selected by source or destiration. D is intended to be used to hold three 11-bit microcode 789 addresses and a flag for each of the 512 PDF-10 cpcodes, but 790 nothing in the processor hardware constrains it in this way. 794 4.3 Map Memory (MAP, MP) Since this memory has 1024 18-bit words, it needs a 10-bit 796 address. The Y register is used for the bottom 9 hits. The top 798 bit, which in the intended use selects the user map (1) or mornitor map (0), is taken from the current user mode (CUN) bit of 799 P. In order to facilitate the selection of user or monitor map 800 according to the Tenex rules, an instruction in which the function is one of the following provides the indicated value as 801 the top bit of the MAP address, and also sets CUM to that value 802 (XCTi are F register hits): Function Value of top bit cf MAF address 806 CUM CR XCIØ 807 RREF or RMWREF 808 CUM OR XC11 CUM CF XCT2 809 BIREF CUM OR XCI3 8 10 WREF The functions also set H to the XCT bit which they reference. 8 1 3 Note that the REF functions also set the G flag (see Appendix E), 814 815 modify MAR, and start memory references (see section 5). They do not use the tus. Note also that MAPVA- sets CUM to UM. 816 To facilitate clearing the MAP, which must be done every time 818 the system switches users, there is a destination MAP4- which 819 initializes four registers simultaneously from E[18-35]; the four 820 are the register accressed by (CUM, Y) AND 1774E and the three

following ones. This destination also increments Y by 4.

4.4 Instruction Memory (I, IM)	82
The instruction memory I may be read and written by the following kludge.	8 2
<pre>Tc read;     B ¬ address, ICATFC;     P ¬ I, DGOTO[.+1];     next instruction must have a successful CALL, GCTO cr     RETURN</pre>	82 33 33 33 33 33 33 33 33 33 33 33 33 33
Note that I can be read out only into P; it goes over the bus, but so slowly that it cannot be sent to any other destination.  To write:  B - address, LOADPC I - bus, DGCTC[.+1]; next instruction must have a successful CALL, GOTO or RETURN	
If the instruction which references I has F2=INFINT, I[0-35] is referenced; otherwise, I[36-71] is referenced. Luring the cycle after the reference to I the instruction being executed is the one which was referenced, but some special logic prevents this instruction from doing anything.	8 4 5 4 5 4 5 4 5 4 5 4 5 5 4 5 5 5 5 5

#### 854 5.0 Processor Memory Interface by normal (non-interrupt) 856 interface used remory 857 micrcprograms consists of a 40-bit data register (MDR), a 21-bit address register (MAR), and circuitry to implement the requestresponse protocol of the main memory system. The 858 memcry interface allows the processor to make read, write, and readmcdify-write references of several types, some of which include 859 access checking based on the access permission bits received from the MAP memory. The memory interface suspends activity in the processor under conditions in which a microinstruction would 860 861 862 yield erroneous results if allowed to execute. The period during which the memory interface is active and in which the processor 863 will be suspended by microinstructions which reference the memory interface is discussed in section 5.2. The memory interface uses five bus destinations, three of 865 866 which have side effects other than simply loading registers: 868 MAR[15-35] - B[15-35], start memory read REAL-: MAR[15-35] - B[15-35], start memory write 87C RRITE-: The program must load MER with the data to be 872 instructions aft€r within two stored 874 destination is invoked. The micro-instruction containing WRITE- must contain F2=INFINT if the MDR has not been loaded. INHINT must also be set in 875 the instruction after WRITE- if MDR is not loaded until two instructions after WRITE-. However, the 876 instruction which loads MER does not have to have 877 INHINT since an interrupt after that instruction causes no problems. 879 MAR[15-35] - B[15-35], start RMW RMW-: 881 The program must explicitly disable interrupts by INHINT only during the irstruction which uses this 882 destination. Once the irterface has begun the RMW, interrupts will be automatically disabled until the program has initiated the store portion of the RMW. 883 The store portion must be begun within three 884 microseconds after the RMW- or a memory error will cccur (section 5.2) 886 MDR[0-35] - E[0-35]MER-: If a memory write is at a point at which the memory 888 expects MIR to be stable, the processor 889 suspended until the reference is completed. 892 MAR[15-35] - B[15-35], G-(((S IF F1 = ACFS ELSE)))MAPVA-: 893 ALU) AND 777769)=9), $\underline{Y} \rightarrow E[18-26]$ , CCM-UM, $X\rightarrow B[28-$ 35]

<u>I</u> he	interface	uses the following three bus sources:	896
	MDR: MERL: MAR:	P[0-35] - MDR[0-35]  P[32-35] - MTR[36-39]  The processor is suspended on read or RMW if the memory has not yet supplied data.  P[15-35] - MAR[15-35]	9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
<u>I</u> he	interface	uses the following functions:	907
	MDFL-:	MDR[36-39] - B[32-35] The comment under MDR - applies.	900
	WR ESTART:	This function starts the store portion of an FMW reference. Interrupts are inhibited between the execution of an instruction containing INHINT, FMW and the execution of the instruction after the one containing WRESTART. The remarks on loading MDR and inhibiting interrupts which apply to the WRITER destination also apply here, except that the	913 914 915 916
	•	instruction containing WRESTART does not have to use INHINT.	
	RREFEXK,	WREFDXK, RMWREFDXK, XREF, IREF, EIREF, RREF, WREF, RMWREF: These functions load MAR [15-26] from the low order bits of the map memory via its direct cutruts, and	9 1 c 9 1 1
		Dits of the map memory via its direct cutruts, and conditionally start the specified type of reference. The conditions under which the processor is halted when these functions are executed and the rules about loading MIR and	913 913
		inhibiting interrupts are identical to those which apply on a normal reference of the same type (WRITE- for WREF and WREFDXK, FMM- for RNWFEF and	924 925
		RMWREFEXE, REAL- for the others). In addition, these functions check the legality of the reference against the access permit bits from the map memory.	\$2£
		A reference is legal if:	927
		RREFDXK MAP[18] = Ø  RREF MAP[18] = Ø  IRFF MAP[18] = Ø  FIREF MAP[18] = Ø  WREFDXK MAP[19] = Ø  WREF MAP[19] = Ø  RMWREFDXK MAP[19] = Ø  RMWREFDXK MAP[18] = MAF[19] = Ø  XREF MAP[20] = Ø	929 931 933 935 937 939 942 944
		If the specified reference type is legal, and if G = 0, the interface is started. If the access is illegal or if G = 1, the interface is not started.	948 949

	is set. $\underline{M}AFVA$ leaves $G = 1$ iff an AC ence is detected.	950
the memory interfactoric rode, the instruct	processor to be debugged in single step mode, e has two additional features. In single step ions which normally start RMW references start starts a WRITE. When WRESTART is issued or	952 953 954
WRITE is issued	and F2 = INHINT, the actual store is deferred n is executed with INHINT=0.	955
5.1 Disk Mercry Inte	erface	95 <b>7</b>
interface, but is comphysical addresses	ry interface is similar to the processor onsiderably simpler, since it deals only with and has a more limited command repertoire.	959 96 <b>0</b>
ine disk memory in routines, and is	terface should be used only by interrupt provided principally to avoid saving the state of during interrupts, rather than to increase	961 962
KMDR, and a 21-bit	contains a 40-bit (plus parity) data register, address register KMAR. Several of the operations transfer data directly from the 40-ter KDATA.	964 965
similar to those concerning	has timing and register leading considerations in the processor interface; however, the the inhibiting of interrupts on the apply, is used only by interrupt routines.	967 968 969
The disk memory actions as specified	y interface uses the following functions, with	971
KWEATA: F	(DATA [8-35] - E[8-35] - KMDR[8-35]. (DATA[36-39] - KMDR[36-39]	974 975
KRDATA: I	KMCR[0-35] - E[0-35] - KCATA[0-35] KMDR[36-39] - KCATA[36-39]	977 978
KMIRL-:	MDR[ 36-39] - B[ 32-35]	980
KWPESTART: S	Start the store portion of an RMW reference.	982
If a bus source is or KWDATA, the data the bus.	specified in an instruction which uses KRDATA from the specified source will be merged on	985 986
<pre>Ine following interface:</pre>	bus sources are used by the disk memory	988
KMDR: E	8[0-35] - KMDR[2-35]	991

# MICROPROCESSOR / Lampson, et al. Xerox Palo Alto Research Center

# MAXC 8.2 / Fage 26 July 26, 1972

	KMAR:	B[15-35]	993
	KMIRL:	B[32-35] - KMDR[36-39]	995
and	the following	bus destinations:	9 <b>9</b> 7
	KWRITE~:	KMAR[15-35] - E[15-35], start write;	999
	KR FA C-:	<pre>KMAR[15-35] - E[15-35], start read;</pre>	1011
	KRMW-:	KMAR[15-35] - B[15-35], start RMW:	1003
	KMDR-:	KMCR[ 0-35] - E[ 2-35];	100%

## 1008 6.2 Maintenance Interface 1011 The raintenance interface has two independent functions. The first is to facilitate 16-bit data transfer between the NOVA and any of 256 external devices, several of which are used by the 1012 micrcrocessor: the second is to process interrupts from the MAXC system used for interprocessor communication and error reporting. 1013 1016 6.1 NCVA Portion At the NCVA, the maintenance interface consists of two 1C18 sections, one for data transfers and ore for interrupt handling. 1019 The data transfer portion of the interface consists of an 8-bit 1020 external device address register AD, and gating to allow 1021 bidirectional data transfers. The address register is leaded 1022 from the low order 8 kits of AC with DOB AC, MAINT. This address 1023 is sent to all external devices, and causes them to place data on the 16-bit bus if they are input devices, or prepare to receive 1024 data if they are cutput devices. Due to timing constraints, a 1025 unique external device address is associated with an input device cr an output device, but not both. To output 16 kits from AC to the device addressed by AE, ECA AC, MAINT should be executed. 1027 Similarly, DIA AC, MAINT inputs 16 bits from the (input) device 1 C28 addressed by AD. Doing input from a device designed to accept output results in 0, and doing output to an input device has no 1029 1030 effect. Since all I/C activity occurs within the span of one 1031 NOVA instruction, the normal BUSY and ECNE logic associated with NOVA I/O devices is not present, and the START and CIFAR 1032 functions have no effect. It is possible to send a single pulse 1033 to the device addressed by AD by executing NICP MAINT. Interpretation of this signal varies with the device. 1034 The second portion of the maintenance interface receives two 1037 communication signals from the remainder of the system, and 1038 intercepts two error signals, FATAL ERROR (FER) and NON-FATAL EFFOR (NFEF). The latter two signals are generated by various 1039 10 40 portions of the system when errors are detected. currently used only to detect corrected single-bit failures in the remory system. It has no effect except to cause a Nova 1041 interrupt. The fatal error signal is generated when ar uncorrectable 1043 error occurs at the memory or at the processor. All devices in 1044 1045 the system sample this signal, and halt when they detect it. The NOVA must therefore take action to restart the system when this interrunt occurs. The four sources of interrupts, FER, NFER, COMA, and COMB, 1047 are rerged to cause a single NOVA interrupt. This interrupt may 1048 be masked off in the normal way with MSKO, using hit 6. The 1049 single interrupt is connected to the ICNE flag for MAINT, so that the state of these interrupts may be tested while they are masked 1050 out (however, the functions which normally set and clear DONE have no effect). The four interrupts may be enabled and disabled 1051

serarately by executing ECC AC, MAINT with a four-hit mask in AC. The bits are:	1 05
12 FER 13 NFER 14 COMA (MAXC processor to NCVA signal) 15 CCME (unused)	105 105 105 105
One's in AC <u>disable</u> the interrupt. After a given interrupt is disabled, it may occur once more providing it was pending at the time it was disabled.	10:5 10:5
When DIC AC, MAINT is executed, a four-bit mask is read into AC, with one's corresponding to the source(s) of the interrupt (the top 12 bits contain garbage). These flags remain set until explicitly cleared with NICC MAINT.	1161 1166 1061
The correct sequence of events in servicing the single maintenance interface interrupt is:	1(4)
1. Read interrupt flags with DIC AC. MAINT.	1072
2. Disable maintenance interrupts and clear the flags with DOC AC, MAINT (AC=17).	1074 1075
3. Service the interrupts as determined by the flagword.	<b>10</b> 79
4. Re-enable the maintenance interrupts with ECC AC, MAINT $(AC=0)$ .	10 ± 0 10 ± 1
5. Re-enable NOVA interrupt (INTEN) and return.	1094
In servicing the FER and NFER interrupts it is necessary to poll devices capable of causing these interrupts to determine the source. This is described in detail by the documentation for each device.	10 45 10 47 10 43
6.2 Processor Section	1091
The processor section of the system maintenance interface consists of a number of registers which may be leaded from the Nova, allowing it to control the operations of the processor.	1093 1094
These registers are (for exact format, see Arrendi) F):	1 0 95
a) A 64-bit register, FIR, which holds a single microinstruction (not including the branch address	1097
field) which can be executed urder control of the Nova.  b) A 36-bit bus data register, FR, which can be gated onto the processor bus under control of the Nova.	109 5 110 1 110 2
c) A multiplexer capable of returning 64 kits of cata to the Nova. 36 bits are used for the processor hus, the	1104

		rema retu	inder return status conditions. The status bits rned are the state of the RUN flip flop, the state	1106
		of flag	the two memory interfaces, and the parity error s. When any parity error occurs, FER (fatal error) set throughout the system, causing all processors	1107 1108
		(inc	luding the one which caused the error) with the	1109
		inte	ption of the Nova, to halt. The Nova is rupted, and will be expected to deal with the error	1110
		and rese	restart the processor. The parity error flags are t by ERRESET.	1111
	<u>d</u> )	A 1	6-bit control register, CR, which may be loaded from	1113
		the !	Nova.	1114
	The h	cits	of the control register are latched at the processor	1116
gen	ert ro erate	sign	e ones starred in the table below. Starred bits als which last for the duration of the COA.	1117
	FIC		Enable instruction controlled changes	1120
	EB		Enable changes in <u>P</u> ALUEC	1124
	FIMA		Enable changes in IMA	1127
	FPC		Enable changes in FC	1130
		The	four bits above enable various flavors of clock in	1133
		the ;	crocessor.)	1134
	ริธ		(single step) If set, the RUN flipflcp is cleared	1137
	SETRU	IN ±	cne cycle after it is set. Sets RUN. Run is cleared by SS and by various	1138
	DEIRO	114 +	Sets RUN. Run is cleared by SS and by various error conditions.	1141
	ERRES	ET*	Resets error conditions (parity, etc.) in the	1143
			processor.	1144
	EFM		(execute from memory) If set, microinstructions	1147
			are executed from the instruction memory. If	1149
	REGIO	P	clear, microinstructions are executed from PIR. Causes the contents of the bus register to be	1150
	7.0.10	. <b>.</b>	placed on the processor bus.	1152 1153
	INTON		E processor interrupts.	1156
	STROB	E	Nova-to-MAXC processor strobe.	1159

## 7.0 <u>Fisk Centrol</u> 1163 disk interface consists of three bus destinations 1166 (KUNIT-, KSET-, and KCSET-), two bus sources (KUNIT and KSTAT), 1167 three functions (KRDATA, KWDATA and KNEWCCMM), and some interrupt machinery. The letter 'K' has beer chosen to preface all disk 1168 register names. The disk controller hardware divides into two parts. 1172 first part, called the common controller, provides services to all disk units. The KUNIT register, interrupt control, write 1173 oscillator, bus interfacing, and memories which implement the 1174 KDATA registers are all part of the common controller. The second part, called the unit controller, is replicated 1176 for each disk unit. Incorporated in the disk unit controller are 1177 1178 registers which respond to KSET-, KCSET-, and KSTAT, logic to control the transfer of data bytes to and from the common interrupt requests and detect error 1179 controller, generate conditions, and control the sequencing of commands to the disk unit, and a phase-locked loop for disk data recovery. The design 1181 provides for one common controller interfacing with (up to) eight unit controllers, each of which in turn interfaces with one 1182 Century Data Systems 213 disk unit. With each disk unit controller are associated five logical 1154 registers: a disk command register, a cortroller command 1165 register, a disk and controller status register, one input data register, and one output data register. These registers are 1187 logically connected to the above-mertioned bus sources and bus destinations if and only if the KUNIT register points to the 1188 designated unit controller. During ordinary processing, the contents of the KUNIT 1190 register may be changed by using KUNIT- as the bus destination. 1191 during the processing of an interrupt KUNIT is 1102 temporarily forced to point to the highest-priority disk unit 1193 which is requesting the highest priority interrupt. During this 1194 period, the pushed-down MUNIT register can be changed by using KUNIT- as the bus destination; however this change will not be 1195 reflected in the KUNIT bus source until after interrupt processing is complete. In practice, one would probably not want to use KUNIT- as the bus destination during interrupt processing. 1195 However, reading the KUNIT bus source during an interrupt routine 1197 is the only way of finding out with what unit the interrupt is to 1198 be asscciated. The following paragraphs describe the effect of KCSET-, 1200 KSET-, KSTAT, KWDATA, KRDATA, and KNEWCCMM upon the unit selected 1201 1202 by KUNII. No other units are affected.

The KCSET- destination modifies the command register of the unit controller according to various bus bits (see Table 5). This permits the processor to alter the unit's processor interrupt mask, to reset interrupt conditions, and to reset error conditions.	1204 1205 1206
The KSET- destination performs the action specified above for KCSET-, and in addition loads the disk command register from the bus. These data are latched by the disk command register and presented to the disk unit for a prescribed time interval.	1208 1209 1210
The KNEWCCMM function (same as READS) is interpreted only in conjunction with the RSET- bus destination. It causes the unit	1212 1213
controller to reset the command it is currently presenting to the	
disk unit before latching up the new command being issued by KSET KNEWCOMM is required when setting the head register,	1214
resetting the head register, setting the cylinder register, and	1215
starting seeks. It should not be used at other times for fear of head select glitches and erase turn-off blasts.	1217
The KSTAT source puts status bits from the disk unit and controller onto the bus. [See Table 6.)	1219 1220
The KWDATA function buffers data from B[0-35] and FMDR [35-39] for eventual writing on its disk unit. The bus data may be read into P or Q in the same microinstruction for checksum computation.	1222 1223
The KRDATA function places KDATA[0-35] cntc the bus, lcads KMDR[3-35] from the bus, and loads KMDR[36-39] directly from	1225
KDATA[36-39]. The bus data may be read into F or C for checksum computation in the same microinstruction.	1227
The details of the controller-disk file interface and a number of tedicus programming details are discussed in Appendix G.	1229

Eus Eit Pcsition	<u>Meaning</u>	1231 1233				
9 1* 2 3 4	Enable/disable sector interrupts on channel 5E Load cylinder register from E[15-23] _ Load head register from E[18-23] _ Interpret E[15-23] as a command and execute it					
<u> 4</u>	Enable/disable word interrupts or channel 13B (reading)	1247 1246				
<u>5</u>	Enable/disable word interrupts on channel 12B (writing	1230 1231				
<u>6</u>	Enable/disable word interrupts cn channel 11B (dispatch)	1253 1254				
$\frac{\frac{7}{8}}{\frac{9}{8}}$	7 Reset sector condition 8 Reset processor data late					
Peset controller data late  18 Reset sector overflow  11* Deselect/select this unit						
12-14 Unusec 15-23* Disk drive bus, interpreted according to B[1-3]						
24-35	Unus€c	1275				
* Interpret	ed only for KSET Not interpreted by KCSET	1278				
τ	able 5. KSFT- and KCSFT- Eus Interpretation	1281				

Fus Fit Pcsition	<u>Meaning</u>	1286 1288		
g	Index condition (comes up with sector condition.	1290		
	Stays up for one sector)	1291		
1	Unit unsafe toperator must take action)	1294		
1 <u>2</u> 3 <u>4</u>	Unit offline (illegal unit or operator must take action)	1297		
3	Unit not ready (= seeking if other stuff OK)	1300		
<u><del>4</del></u>	Seek has failed (very rarerestore and try again but probably a hardware failure).	1303		
<u>5</u>	Unit is read only (This is controlled by a manual switch, but the hardware will lock at this switch	1306		
	only when the unit is deselected. This means that the software will have to deselect the unit before the effect of the operator throwing the switch will	1308		
	be received by the unit).	1309		
<u>6</u>	Controller not ready (set until previous command	1311		
¥	has been received by disk unitabout two usec)	1312		
7	Sector condition (sector interrupt request is held until it is dismissed, but the "sector condition"	1315		
	tecomes true concurrent with the sector interrupt request and false at the second word time	1316		
<u>8</u> *	afterwards). Frocessor data late (microinterrupt serviced too	1319		
0.+	late) Controller data late (hardware problems)	1322		
9* 18*	Sector overflow (still reading, writing, erasing,	1324		
_ IA+	or word-interrupting at sector pulse. Reading writing and erasing are turned off and no future word interrupts will be requested).	1326		
11	Unit deselected.	1328		
$\frac{11}{\underline{1}2-35}$	Unusec	1330		
* Requires reset by KSET- or KCSET Reading, writing, erasing, and word interrupting are prevented by any of these errors.				
Note: All errors prevent writing inside the file.				
	Table 6: KSTAT Bus Data	1338		

Appendix A: Summary of Microinstruction Bits 1				
<u>F</u> ielć	Size	Position	Mearing	13-4
<u>E</u> A	11	Ø-1Ø	Brarch address	1347
<u>e</u> t	2	11-12	Brarch type: GCTC, CALL, RETURN, EGCTC	1349 13 0
BC	5	13-17	Branch condition (FC@ inverts the meaning)	13°2 13°3
<u>L</u> A	5	18-22	Left bank address: $0/1 = use X_0$ 2/3 = use AC	13:5 13:6
RA	5	23-27	Right bank address: 2/1 = use X, 2/3 = use AC	1313 1319
<u>P</u> S	6	28-33	Select input to E	13 - 2
<u>o</u> s	3	34-36	Select input to §	13/ 5
<u>A</u> F	5	37-41	ALU function	<b>13</b> : 3
<u>E</u> S	5	42-46	Bus scurce	1371
ED	5	47-51	Bus destination	137.
<u>F</u> 1	6	52-57	Function	1376
<u>F</u> 2	4	58-61	Second Function	137
SA	8	62-69	Scratchpad address: <23F = use SA CR Y	1381 1383
BRKP TRIG	1	71 72	Freakpoint Scope trigger	138° 138°
<u>T</u> otal	72			1389

1414

Appendix	B:	Summary	of	Eranch	Conditions
----------	----	---------	----	--------	------------

BC (octal)	Meaning	EC (cctal)	Meaning	Reference	1393 1394
g	Always	20	Never	2 2	1397
1	Q odd	21	Q ever	3.2	1398
2	*ALU8 = 0	22	ALU8 # 0	3.3	1399
3	K = 1	23	K = Q	Appendix E	1400
4	*AIU < 0	24	ALU ≥ Ø	3.3	1401
5	H = 1	25	H = Q	Appendix E	14C2
6	$X \geq \mathcal{G}$	26	X < 0		14C3
7		27			1404
10	ALU = 8	3.0	ALU # &	3.3	1405
11	G = 1	31	G = £	Appendix E	1406
12	*B < B	32	B ≥ £	3.3	1407
13		33			1408
14	*ALU ≤ Ø	34	ALU > 0	3.3	1409
15	J = 1	35	J = 0	Appendix E	1410
16	Y ≥ <b>3</b>	36	Y < 0		1411
17		37			1412

<sup>\*</sup>Preserved across interrupts in BAIUBC

Appendix C:	Summary of Frim	ary and Secondary Functions	1416
Fl (Cctal)	<u>NAME</u>	MEANING	1419
a		No action	1421
	IREF	MAFREF (XCT9, RP), H-XCT8	1424
_ <del>_</del>		MAFREF (XCT2, RP), F-XCT2	1427
-2	BIREF	MAIREF (XCT1, RP), F-XCT1	1430
-3	RREF		1432
_4	RREFDXK	MAFFEF (0, FP)	1435
-5	RMWREF*	MAFREF (XCT1, RP AND WF), E-XCT1	1438
_6	RMWREFCX K*	MAFFEF (0, RP AND WP)	14-1
_7	WREF**	MAFREF (XCT3, WP), E-XCT3	
10	WREFDXK**	MAFFEF (0, WP)	1444
<u>1</u> 1	XREF	MAFFEF (0, XP) _	1447
12			1450
12 13	LOADMORL	MCR[ 36-39 ]-E[ 32-35 ]	1452
**			
<u>1</u> 4	WRESTART***	Start the write cycle on a RMW.	1455
15	400 was 440		1457
15 16	KMDRI-	KMDR[36-39]-E[32-35]_	1460
<u>1</u> 7	KWRESTART	Start the write cycle on a KRMW.	1463
<u>2</u> \$	KRDATA	B[0-35]-KTATA[0-35],	1465
<u> </u>	11121111	KMTR[0-35]-E[2-35].	1467
		KMDF[36-39]-KEATA[36-39]	1463
21	KWDATA	B[0-35]-KMDR[0-35].	1471
<u>2</u> 1	RWDAIA	KDATA[0-35]-E[0-35].	1473
		KDATA[ 36-39 ]-KMER[ 36-39 ]	1475
		WORLD 33 J. WIEW 30 33 J	
<u>2</u> 2	SIGNOVA	Request NOVA interrupt	1477
23	INCY	Y¬Y+1	1479
20	DECY	Y-Y-1	1451
24		Y¬-Y	14 % 3
<u>4</u> 5	NEGY	Y-400E + E[33-35] * 28B	1486
23 24 25 26 27	YKPTR-	14488 4 [[33-33] 4 Zep	1498
4'			
3.0	INCX	X¬X+1	1450
30 31	DECX	X¬X-1	1492
•			
+ 10.04 ha	ammaniad by F1-	TELLTERM	1494
# Must be acc	ompanied by F2=	INDINI TO-INDIAM if MED is not located by the	1496
** Must be end of the in		F2=INHINT if MIR is not lcaded by the	1430
		WRESTART must be accompanied by F2 =	1498
	inn is mat la	aded until two instructions after	1499
INHINT if M WRESIART.	idk is net io	aded mell eme listinctions great	(4))

MICRCFROCESSCR / Lampson, et al. MAXC 8.2 / Page 37 Xerox Palo Alto Research Center July 26, 1972

Note: MAPREF (umbit, permission) is CUM-CUM CR umbit, start 1501 memory reference if G = B and permission = 1, and G - G CF 1502 (rerrission = 0).

		Appendix C:	Functions (Continued)	15 C5
<u>Fl</u>	(Octal)	NAME	MEANING	1508
$\frac{32}{33}$		INCAC DECAC	AC¬AC+1 AC¬AC-1	1511 1513
345 336 3137 411		CLEARF	F-F CF S F-F CF S IF EC is true F-F AND NOT S F-F AND NOT S IF EC is true F-(F CF S IF FC ELSE F AND NOT S) Bits of F selected by S[32-35] are set tc (F AND S AND -218) #0 (F[32-35] are K, J, H, and G)	1515 1518 1521 1524 1527 1529 1530
42 43 44 45		CARRY1 CJ&SJC SETHCVF SETOVPCØ1	Supplies input carry = 1 to AIU Supplies input carry = J to AIU and sets J to AIUCØ Sets E to AIUCØ ≠ AIUCl .  PCجAIUCØ, FCI¬AIUCl, CVF¬(AIUCØ # AIUCl) CF CVF	1533 1535 1536 1539 1541 1542
46 47		RCYØQ RCYNOTALUQ	Change cycler input from FQ to GQ Change cycler input from PE to _NCT	1545 1548
<u>5</u> 0		RCYQQ	ALU, Q) Change cycler input from PD to QQ. Change Q-R RSH1 to Q-R RCY 1. Change Q RSH1 & Q LSH1 into Q RCY1 & Q LCY1.	155 <b>0</b> 15 <b>51</b> 15 <b>52</b>
$\frac{51}{52}$		LDPALUH Q35ALUG	Don't load F if ALUG=H Modifies Q ISHl. See table 3.	155 <b>5</b> 155 <b>8</b>
<u>5</u> 3		READALU	Or ALU result with bus value specified by source	156 <b>0</b> 156 <b>1</b>
<u>5</u> 4 <u>5</u> 5		XMASK SAMASK	Sets P mask to $2**[X AND 77E] - 1$ Sets P mask to $2**[(NCT SA) AND 77B] - 1$	1564 156 <b>7</b>
<u>5</u> 6		BAMASK	Sets P mask to 2**[(NCT EA) AND 77B]	1570
<u>5</u> 7		AMASK	Set P mask to 2**AF = 1	157 <b>3</b>

# MICROPROCESSOR / Lampson, et al. Xercx Palc Alto Research Center

MAXC 8.2 / Fage 39 July 26, 1972

<u>6</u> £	READS	Cr S with bus value specified by scurce.	1575 1576
	KNEWCOMM	Reset disk command lines if	1577
		destiration=KSFT	1578
<u>6</u> 1	LOADS	Write bus intc S	1580
<u>6</u> 2 <u>6</u> 3	 ARM-	AFM-E[ 20-35 ]	1582
<u>6</u> 3	ARM	E[20-35]-ARM, E[1-4]-INTNO, E[0]-INT	1585

### MICROPROCESSOR / Lampson, et al. Xerox Palo Alto Research Center

## MAXC 8.2 / Pag∈ 40 July 26, 1972

	Appendix C:	Functions (Continued)	<b>1</b> 58
Fl (Cctal)	NAME	MEANING	<b>1</b> 59
<u>6</u> 4 <u>6</u> 5	PREIRET	Promises return from interrupt after next instruction Feturn from interrupt	159 159 159
<u>6</u> 6	FRZ BALUBC	Prevent latched bus and AIU branch conditions from changing at the end of this instruction. Ineffective if INT = 1.	160 160 160
<u>6</u> 7	POP	Fop the stack. Must not accompany CALL or FETURN.	160

\*Also provided as a primary function.

1659

	App	endix C (contin	ued): Secondary Functions	1608
<u>F2</u>	(Octal)	NAME	MEANING	1611
_ø		INHINT	Frevent an interrupt after this instruction.	1613 1614
_1		NPC¬	NFC-B[24-35] and prevent an interrupt after this instruction.	1616 1617
_2				1619
_3				1621
_4		USED	Set the high bit of the SD memory address so that the address is in D rather than S.	1623 1624
_5		READS* KNEWCOMM*	Or S with data on bus. Reset disk command lines if destination=KSET¬.	1626 1628 1629
_6		LCADS*	Load S from data on bus.	1631
_7	•	WRESTART*	Start the write cycle on a RMW.	1634
10			Nc Acticn	1636
<u>1</u> 1		SETSF*	Bits of F selected by S[32-35] are set to (F AND S AND -20E) #0 (F[32-35] are K, J, E, and G).	1638 1639
12		RCY&Q*	Change cycler input to 8Q.	1642
<u>1</u> 3		CARRY1*	Supplies input carry = 1 to AIU.	1645
14		ASHOVF	OVF- (P $\ell$ *F1) CF CVF, disable loading of P[ $\ell$ ], C $\ell$ -P35 on C FSH 1.	1647 1648
<u>1</u> 5		RCYQQ*	Change cycler input to $\zeta Q$ . Change $Q \Rightarrow R$ RSH1 to $Q \Rightarrow R$ RCY1. Change $\overline{Q}$ RSH1 $\mathcal{E}$ $Q$ LSH1 into $Q$ RCY1 $\mathcal{E}$ $\overline{Q}$ ICY1.	1651 1652
<u>1</u> 6		POP*	Fop the stack.	1654
<u>1</u> 7		ACFS	$G\neg (777760 \text{ AND } S = 0)$ . Overrides the usual setting of G by MAPVA¬.	1657

Appendix D:	Summary o	f Eus Sources a	nd Testinations	16 12
NO. (Octal)	SOURCE	BDINATION MEA	NING	1665
œ	NULL	₽¬	None, Bus value is Ø	1659
- <sub>1</sub>	X	X-	8-bit, 1-register	1671
$-\frac{1}{2}$	Y	Y-	9-bit, <u>Y</u> -register	1674
-3	AC	AC-	4-bit, AC register	1677
-4	*MAP	*MAP¬	18-bit, Mar memory	16 :0
	*D	*D¬	36-bit, Dispatch memory	<b>1</b> 6 · 3
-0 -1 -2 -3 -4 -5 -6 -7	*S	*S¬	36-bit, Scratch pad memory	1636
<b>-</b> 3	**I	*I¬		
<b>-</b>	TTI	*1-	Instruction memory, bits	16:3
			$\theta$ -35 if F2=INHINT, so 36-	<b>1</b> 6 p 9
			71 ctherwise	
<u>l</u> .0	MDR	MDR-	Processor memory data	16:1
			<u>r</u> egister	16 12
<u>1</u> 1	MDRL		Extra 4 bits of memory	1694
			<u>d</u> ata	<b>16</b> +5
11		READ-	MAR-E and start read	16 : 3
<u>1</u> 2	MAR		Memory address register	17 1
$\begin{array}{c} \underline{1}1\\ \underline{1}2\\ \underline{1}2 \end{array}$		RMW-	MAR-E and start read-	17 ] 4
<del>-</del> .			modify-write	
13		WRITE-	MAR-B and start write	17 7
<u>1</u> 4	*KMDR	*KMDR~	Disk memory data register	17 10
Ī5	*KMDRL		buon monoup data regulation	17 12
15		*KREAD~		17:4
13 14 15 15 16	*KMAR	ICECETIO -	Disk memory address	17 15
<b>4</b> °	114441		register register	17:7
16	•	FWRITE-	regiscer	17.19
17		KRMW¬		17.1
1 / 2n	*KUNIT		miati. i. mraa ara	
27		KUNIT-	Disk unit in $F[33-35]$	17.14
21	*KSTAT	7000	Fut disk status on bus	1737
16 17 20 21 21 22 23 223 224 25 25		KSET-	Both controller and file	17.9
22		KCSET-	Controller only	17 3 1
23	*NOT F			17 13
<u>2</u> 3		ISPLIT-	X = E[14-17], G = (E[13]=0)	17:5
24	Q			17 -7
<u>2</u> 4		FSPLIT-	Y-B[2-8]	1739
<u>2</u> 5	*ALU			17 - 1
<u>2</u> 5		BSPLIT-	$X \rightarrow B[6-11], \underline{Y} \rightarrow F[0-5]$	17-4
*Slow				1746
**Very slow.	I can on:	ly be sent to P	register.	1748

Appendi	x D: Bus	Scurces and Des	tinations (Continued)	1751
Nc. (Cctal)	SOURCE	ECINATION MEAN	ING	1754
26	STACK		B[25-35] top entry of stack. Illegal if combined with CAII or STACK	1757 1758
<u>2</u> 6		STACK~	Fush stack twice, leaving B[12-23] on top and E[1-11] next to the top. G-G or (E[0]=0)	1760 1761 1762
27 27	NPC	MAPVA~	11-bit program counter Y-B[18-26], MAR[27- 35]-B[27-35], G-((S IF F2 = ACFS FLSE ALU) AND 777760B)=0), CUM-UM,	1765 1768
<u>3</u> &		*MAF4~	X-B[28-35] I-((CUM,Y) AND 1774B, Y-Y+4, MAP[T]-MAP[T+1]-MAP[T+2] -MAP[T+3]-E[18-35]	1769 1771 1772 1773
$\frac{31}{31}$	XTOP	XSPLIT-	E[0-5]-x[30-35] Y-E[0-8], AC-F[9-12], X-B[14-17], G-H-(E[13]=0)	1776 1779 1780
<u>3</u> 2		YSHIFT-	Υ[27]¬E[18]. Υ[28-35]¬ E[28-35]	1782 1783
*Slcw **Very slow.	<u>I</u> M can on	aly be sent to t	he P register.	1785 1788

<u>Appendix</u>	E: Summary of	Flag Register Bits	170
PIT	NAME	SET/USED	175
_o	OVF	Turned on by SETCVFC01 if CVERFICW, by ASHOVF if PRFF1	179 179
_1	PCØ	Set to ALUCE by SETCVFC@1	175
_2	PC1	Set to ALUC1 by SETCVFC01	130
_3-4		No special uses	130
_5	UM	Used to set CUM by MARVAT	1 4 (
_6-13		No special uses	191
<u>1</u> 4-17	XCT#-XCT3	Used to set MAF address and CUM by some REF $\underline{d}$ estinations	1 = (
<u>1</u> 8-26		No special uses	1 -
<u>2</u> 7	CUM	Current user mcde. See 4.3	1 %
<u>2</u> 8		No special use	7 🔎
<u>2</u> 9	IENABLE	Interrupt erable	* \$2
<u>3</u> 0		No special use	16
<u>3</u> 1	NOVA	Set by Nova to signal processor	16
<u>3</u> 2-35		On SETSF, the flags selected by ones in S[32-35] are set to JF AND S AND (-209)) *0	
<u>3</u> 2	K	Used by K=£ branch condition	15
<u>3</u> 3	J	If F1 = JC&CARRYEC set to AIUC@ and used as CARRYIN Used by J=@ branch condition.	19
<u>3</u> 4	H	set by XSPIII- to (E[13]=3), by some REFS to the selected XCI bit, by SETFCV to	1.4
		AIUCO FALUCI, by PS = PQ RCY Y or PR RCY 44-Y to (Y > 44E). Used by LOADFALUH and H=0 branch condition.	1 ÷ 1 &
<u>3</u> 5	G	Set by XSFLIT and ISPLIT to (B[13]=8), by STACK to G OR (E[0]=2), by MAPVA AND NOT ACFS to (ALU AND 777762=2), by ACFS to (S AND 777762B) = 8, by REFs to G OR	18

MICROPROCESSOR / Lampson, et al. MAXC 8.2 / Fage 45 Xerox Palo Alto Research Center July 26, 1972

(map violation). Used by Q35ALUG and  $G=\emptyset$  1838 branch condition.

Appendix F: Maintenance interface devices used in the processor 18				
SMI device address (I=input tc Ncva) (O=Output tc Ncva)	Name	1 · 1 · 1 · 1 · 1 · 1 · 1 · 1 · 1 · 1 ·	7	
21 <b>8</b> C	CR	Ø:FIC       4:SS       8:REGIOB       1         1:EB       5:SETRUN       9:INT       1         2:EIMA       6:ERRESEI       10-15:UNUSED       1	# # # # # # # # # # # # # # # # # # #	
<u>2</u> 13 0	BRØ	•	زارا	
<u>2</u> 12 0	BR1		f £	
<u>2</u> 13 0	PR 2	Bus register: Nova bits 8-11 are 1 processor bits 32-35.	E,	
<u>2</u> 17 C	PIRØ	•		
		2-6 BC[10-14] Eranch condition 197-11 LA[31-35] Left bank address 15	× 7	
:216 O	PIR1	1-6 FSEL[22-25] Prultiplexer select 7 7-9 QSEI[22-22] Qrultiplexer select 7 10-14 ALUF[22-04] ALU function 18		
215 0	PIR2	4-8 DEST[28-84] Eus destination 18 9-14 FCN[88-85] Primary functions 18	6 1 6 1 6 1 6 1	
214 0	PIR3	3-10 SA[28-35] Scratchpad address 18	F44( 6 = 1	
<u>2</u> 00 I	RUN		1¢3 }÷3	

## MICROFROCESSOR / Lampson, et al. Xerox Palo Alto Research Center

MAXC 8.2 / Page 47 July 26, 1972

<u>2</u> 03 I	В₿		398 39 <b>9</b>
<u>2</u> 02	Bl		01
<u>2</u> 01	В3	31	04

1 4

#### Appendix G. More Than You Really Wanted to Know About Disk 198 Control 191 Part I: The Disk Drive to Controller Interface The disk drive (Century Data Systems model 213 or 215) 131 191 communicates with its unit controller over a MAXC cable. Disk commands, disk status, and data bits travel endlessly tack and forth over this cable. Signal paths consist of twisted pairs, one grounded at both ends, the other driven with an open 191 1 31 collector TTL gate at one end and resistively terminated at both ends. The signal paths are low true or low active. Thirteen 131 signal paths are reserved for commands from the unit controller 192 to the disk drive. What follows is a modified excerpt from the 142 CDS 215 Interface Specification. Note that this section does not describe disc control from the viewpoint of micrograms. It discusses the signals to which the unit controller must 192 interface. Microprogramming considerations are in part II of 1 33 this appendix. 1 92 Module Select Selects the disk drive attached to the control unit and 193 enables it to accept signals presented over the hus and tag lines and to generate signals on the status lines. 193 123 Drive Eus (0-8) 193 Nine lines to transmit address and control information as 133 determined by one of three tag lines: 134 TAG LINES Set Cyl Line Name Set Head 1 54 Control 104 Cyl 256 7.46 Drive Bus @ 1 04 Cyl 128 Crive Bus 1 Wr Gate 1 . . Crive Eus 2 Rć Gate Cyl 64 Seek St Rst Hc Reg Erase Gate Sel Hd Rtn 020 Drive Bus 3 Cyl 32 1 4. Cyl 16 195 Drive Eus 4 Hđ Ađđ 16 Drive Bus 5 Cyl 8 FC ACC 8 19: Fé Ace 4 1 6 6 Crive Eus 6 Cyl 4 Cyl 2 Cyl 1 Hd Add 155 Drive Eus 7 2 195 Hd Add 1 Hd Adv Drive Bus 8 131 Set Cylinder Tag

Indicates that the cylinder number on the bus lines is stable and loads it into the cylinder register. This function does

not initiate a seek operation.

Set Head Tag	1966
Indicates that the head address is stable on Bus lithrough 8 and loads it into the head register. This fun must be preceded by a reset head function, since the internally OR's the new head address with the previous of	ction 1969 unit
Control Tag	1973
Indicates that hus data is stable and contains co	ntrol 1975
information. The signals on each of the nine bus lines defined as follows:	are 1976
<u>Bus 8</u> (No Function)	1980
Bus 1 (Write Gate)	1984
Specifies that data on the Write Lata line from the	unit 1986
controller is to be written on the currently selected cylinder of the Disk Drive.	ected 1987
Eus 2 (Read)	1991
Specifies that the data on the selected cylinder	r and 1993
head be transmitted over the Read Data line to the controller.	unit 1994
Bus 3 (Seek Start)	1998
Provides a pulse which starts a seek operation.	The 2001
seek operation causes the head carriage mechanismove from its present address to a new address.	r to
function normally follows a "set cylinder" cperation	<u>T</u> his 2002 1.
<u>E</u> us 4 (Reset Head Register)	2 0 0 6
Provides a pulse signal to clear the Head Add	dress 2008
Register [Head 00 condition].	2 0 0 9
Bus 5 (Erase Gate)  Frakles the selected Wood to Straddle Erase need	2013
Enables the selected Head to Straddle Frase recondata. To ensure a complete Straddle Frase of the	orded 2015 guard 2016
bands of a data record, the Erase Gate must re	emain
active for 20 us $\pm$ 10% after the Write Gate is inact	tive. 2017
Eus 6 (Select Heac)	2021
Select the head addressed by the Head Address Regis	ster. 2024
Eus 7 (Restore)	2028
Initiates arm motion to Cylinder 000. The Disk I will generate a "seek complete" signal when done.	Crive 2031
Bus 8 (Head Advance)	2 035
Provides a pulse to increment the Head Address Regis	ster. 2038
In addition, two other signal paths (Sequence Pick Ir	and 2041
Controlled Ground) are used to turn the disk unit rotation or off remotely, and one non-standard signal rath (Termina	n and 2042

Power) provides +5vDC, 0.9 amps, to a resistive termination block located at the disk unit.	2.04
There are ten signal paths in the cable reserved for status information from the disk unit to the controller:	201
Mcdule Selected Indicates the disk unit is selected and not unsafe. The Modole Selected signal occurs within 500 nsec. from the leading edge of Module Select.	201 201
Gated Attention Indicates that either a power-on sequence, a seek command, or a restore is completed. This signal is reset by the read gate.	
Drive Ready Indicates that a selected seek command has been successfully completed and that the Disk Drive is ready to read or write.	5.000
On-Line Indicates the heads are extended and the Disk Drive is ready to be operated by the control unit.	
Sector  A pulse on this line indicates the beginning of a sector. Pulse width is 8% us + 20%. Jitter should be less than 1% microsec.	0.000
<pre>Index     Is set on one and only one sector of a revolution. The pulse     width is 80 us ±20%. Index is delayed from sector by     arroximately 120 microsec.</pre>	23
Drive Unsafe A signal on this line indicates the selected Disk Drive is unsafe. Within the Disk Drive, safety circuits are provided to protect the recorded information.	2 12 2
The following conditions inside the Disk Drive generate the unsafe signal.	2 (
(1) ECUNSAFE - Any dc power surrly output low.	2.1
(2) EDUNSAFE - A head ursafe condition is: Controller initiates a Select Head but no head becomes selected or more than one head becomes selected or no select head is initiated from the controller but a head becomes selected.	21 21 21

	73)	REY/ . (ERGATE + WRTGATE) - Disk Drive not ready for operation but Write or Erase Gates raised	2108
		<u>by</u> controller.	2109
	<b>14)</b>	RDGATE . (ERGATE + WRTGATE) - Read gate and write gate or erase gate raised by controller.	2111 2112
	<b>1</b> 5)	IWON/ . IEON - Write current cff and erase current on for longer than 60 microseconds.	2114 2115
	76)	IECN/ . IWON - Frase current off and write current on.	2118
	(7)	EFGATE . IEON/ - Erase gate up and erase current cff.	2121
	78)	IECN . ERGATE/ - Erase gate down and erase current cn.	2124
	73)	WRTGATE . IWON/ - Write gate up and write current cff.	2127
	(18)	IWON . WRTGATE/ - Write gate down and write current cn.	2130
	(11)	SEEKUNSAFE - Crive oscillator low, Heads extended and not up to speed, or SEEKERROR during forward motion of FIRSTSEEK or RESTORE.	2132 2133
	(12)	AIR FILTER SYSTEM FAULT.	2135
<u>S</u> eek	Indic cylir	omplete cates that the Drive has been directed to a non-existent ader or has failed to generate Seek Ready within 1 sec. "Seek Start."	2138 2140 2141
<u>E</u> nd	India has a	vlinder cates that the head address register in the disk drive advanced from head address 19 to 20 in response to a Head noe command.	2145 2147 2148

Write Current Sense This signal indicates that normal wri Write current sense is active within 19 edge of Write Gate.	te current is present. us from the leading	21°2 21°4 21°5
The "Gated Attention," "End of Cylinder," and "Write Current Sense" signals are not present in the disk status word presented to the MAXC processor because they are irrelevant to MAXC's rode of operation or because they are redurdant. In addition, three other signal paths (Sequence Power, Sequence Pick Cut, and Heads Extended) are used to sense the rotational status of the disk unit for AC and DC power sequencing purposes.		
There are two signal raths (implements which carry serial data to and from the uniwrite operations, negative-going edges trigger a complementing flip-flop in the dissemilarly, during a read operation, a flux selected read-write head (corresponding to of the complementing flip-flop during writing	t controller. During on the write data line sk unit, whose state head on the disk. reversal sensed by the a change in the state	2161 2161 2161 2161 2161
in the disk unit which sends an 80 nan pulse onto the read data line.  The following table summarizes man	csecond <u>n</u> egative-going	2171
parameters of the Century Data Systems 213/ Maximum Head Positioning Time Maximum Track-tc-Track Positioning Time Maximum Rotational Latency Recording Method  Recording Surfaces Available per Drive		217 217 217 217 217 217
Number or Recording Heads per Drive  Type of Head  Disk Rotational Speed  Number of Cylinders per Disk Fack  Track-to-Track Spacing  Minimum Recommended Time per Bit  Maximum Start Time  Maximum Stop Time	20 (00-23 E octal): one per disk surface Straddle Erase 2400 FFM +2% 406 (000-625 E octal) 0.005 inches nominal 360 ns 90 seconds to ready 11 seconds	214 214 214 214 214 214 214 214
In general, the drive bus lines should 200 ns before activation of any tag lines should remain active for a period of at le tag lines (for all commands except read, wr remain active for at most 10 us. Following all tag lines, the drive bus lines should releast 200 ns; then all bus drive lires should at least 400 ns.	. Active tag lines ast 820 ns, and pulsed ite, or erase) should g the de-activation of emain stable for at	21 9° 21 9° 22 0° 22 0° 21 2°

MICROFFOCESSOR / Lampson, et al. Xerox Palo Alto Research Center

MAXC 8.2 / Fage 53 July 26, 1972

Further information	cn the disk unit is available from the	2204
Century Data Systems	(Anaheim, California) <u>Interface</u>	2205
	Disk System, and from the Mcdel 215 Disk	2206
Drive Maintenance Manual	(which also includes circuit diagrams).	

Part II: Programming Considerations	220
Many programming considerations relate to errors, and these are in Table 5.	22'
1. Selecting the unit (= loading KUNIT register) is accomplished automatically by the hardware prior to a disk microinterrupt and no other units can be referenced during the interrupt routine. The function YKPTR- is provided especially for disk microprograms. It is planned that the interrupt instruction will include	22° 23° 23° 23°
YKPTR-, X-KUNIT;	21.
This will select the right bank checksum register and the 16-word scratch memory array peculiar to the unit causing the interrupt. Non-interrupt programs select a disk unit by explicitly loading KUNIT.	2.11 2.11 2.11
2. One microinstruction must elapse after explicitly selecting KUNIT- as a destination or after the start of a disk interrupt routine before doing a KSET- or KCSET	231 211
3. KSET- commands must be separated by more than two microseconds. During the interim the "controller not ready" bit returned by KSTAT will be one. This time delay permits the commands to be presented to the disk according to the unusually slow specifications of CDS's disk units.	2 21 2 4 2 2.
4. To perform a seek it is necessary to load the cylinder register using one KSET-, wait for controller ready, and then start the seek.	2 2 2 2
5. The "index sector" indication will remain true (or false) for the entire duration of a sector.	22.
6. KSET- commands with KNEWCCMM must merge a scratch pad register onto the hus because KNEWCCMM is a different name for the REALS function. KNEWCOMM should be used on a KSET- given in the following circumstances:	22. 22. 22.
clearing the head register; setting the head register; selecting the head; setting the cylinder register; starting a seek; but not when changing the state of read, write, and erase	72 72 72 72 72 72 72 72 72 72 72 72 72 7
(because this will glitch the select head line).	4. fo
7. There is one bit counter per unit. A sector rulse resets the bit counter to 9 and generates a sector interrupt request. After	22 22

that time word interrupts, if enabled, will occur at 40-bit intervals (measured from the sector pulse). This means that skew of the header record is an integral number of word times from the	2257
sector pulse. Bit clocking is discussed below.	2258
8. There is only one bit-clocking mechanism per disk unit. When a unit is not reading, bit timing is defined by the write	2261
cscillator. When a unit transitions from not reading to reading, bits are not clocked until the synch pattern is recognized.	2262
Thereafter bit timing is controlled by the data recorded on the	2263
disk. The first bit clocked is the first data bit. When reading is later stopped, bits will be clocked by the write oscillator again.	2265
9. The synch pattern is a sequence of eight consecutive one's (4	2267
ones in top 36 kits and 4 cnes in the tag kits). The controller must read at least 20 microsec of all-zeroes preamble prior to	2268
the synch pattern to ensure proper correction for the worst case	2269
differences in frequency and phase between the write oscillator and the read data. The first data word should immediately follow	2270
the synch pattern.	
12. Feading should be done only over valid preamtle and data.	2272
If a read is started over an erased area or other wrong-frequency	2273
pattern, then the phase-locked loop may be so badly confused that	2274
it cannot converge to the correct frequency. If a bad spot	2275
occurs during a read, several bit times elarse before the locking circuit loses synch. There are actually two phase-locked loops:	2276
one for coarse locking, the other for fine locking. The coarse	2277
locking loop is on when the unit is not reading. As soon as a	2278
read is started, the fine-locking lccr is turned on. The fine-	2279
locking loop may not converge if the frequency error is too	2280
great, and this is the reason why reading should be started only over valid preamble.	2200
·	2282
11. To start a read or write at the current arm position, it is necessary to go through the following painful sequence of disk	2283
commands:	
A. Clear the head register.	2286
$\underline{B}$ . Wait for "controller not ready" to be $\emptyset$ . (about $\underline{2}$ us).	2289
C. Set the head register to the desired value.	2292
D. Wait for controller ready (about 2 us).	2295
$\underline{\mathbf{F}}$ . Select the head.	2297
F. Wait 3 us before writing (and erasing) at the selected head. 10 us may elapse after head selection before reliable read data appears.	2299 2300

<u>G</u> .	5 us of garbage may be written before valid data is written.	23 23
to do A, separation interrupt	implications of E, D, and F are that it is impractical C, E and start reading or writing without timing on between them, and since the timing requirements on t routines are so stringent, it will probably be to begin operations at a sector as follows:	23 23 23
<u>A</u> .	During sector interrupt, clear the head register. Maybe the 2 usec wait can be overlapped so that the head register can be set during the sector interrupt routine also.	23
<u>B</u> •	If necessary, wait during the first word interrupt. Then select the head.	23 23
<u>c</u> .	Skip the second word interrupt.	23
. <u>D</u> .	Start writing or reading no sconer than the third word interrupt.	23 23
microinst	ite gate and erase gate should be turned on in the same truction and not in the same KSET- that turns read gate unit unsafe" occurs).	23 23
least nir	ery record written on the disk should be followed by at me bits of valid data so that a word interrupt will be a for the final word of the record.	23 23
14. An erase turn-off "blast" may endanger data 20 us behind the write head. None of our contacts at CDS are convincing. The purpose of erase is to narrow the data so that adjacent tracks		
	e protected by an erased guard band. To insure this nould be kept on for 2£ us after write is turned off.	23
Erase may generates	y not be continued for longer than 60 us or the hardware so an "unsafe" error. Head select should remain stable east 1 us after erase is turned off.	23
KWDATA, I	sk word interrupts may be dismissed by either KRDATA or regardless of whether reading, writing, or nothing is no on the unit itself.	23
of interedisk, the preamble be zeroed	a write is started, there are two hardware buffer words est. One of these is presented for writing onto the ne other for access by KWDATA. Since the first word of written should be all zeroes, both buffer words should during the two word interrupt routines prior to the one	23 23 23
waten tul	ens on the write gate.	